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ABSTRACT
Empirical Timing Analysis of CPUs and Delay Fault Tolerant
Design Using Partial Redundancy. (May 2007)
Sanghoan Chang, B.S., Seoul National University;
M.S., Seoul National University
Chair of Advisory Committee: Dr. Gwan S. Choi
The operating clock frequency is determined by the longest signal propagation
delay, setup/hold time, and timing margin. These are becoming less predictable with
the increasing design complexity and process miniaturization. The difficult challenge
is then to ensure that a device operating at its clock frequency is error-free with
quantifiable assurance. Effort at device-level engineering will not suffice for these
circuits exhibiting wide process variation and heightened sensitivities to operating
condition stress. Logic-level redress of this issue is a necessity and we propose a
design-level remedy for this timing-uncertainty problem.
The aim of the design and analysis approaches presented in this dissertation is to
provide framework, SABRE, wherein an increased operating clock frequency can be
achieved. The approach is a combination of analytical modeling, experimental analy-
sis, hardware /time-redundancy design, exception handling and recovery techniques.
Our proposed design replicates only a necessary part of the original circuit to avoid
high hardware overhead as in triple-modular-redundancy (TMR). The timing-critical
combinational circuit is path-wise partitioned into two sections. The combinational
circuits associated with long paths are laid out without any intrusion except for the
fan-out connections from the first section of the circuit to a replicated second section
of the combinational circuit. Thus only the second section of the circuit is replicated.
The signals fanning out from the first section are latches, and thus are far shorter than
iv
the paths spanning the entire combinational circuit. The replicated circuit is timed
at a subsequent clock cycle to ascertain relaxed timing paths. This insures that the
likelihood of mistiming due to stress or process variation is eliminated. During the
subsequent clock cycle, the outcome of the two logically identical, yet time-interleaved,
circuit outputs are compared to detect faults. When a fault is detected, the retry sig-
nal is triggered and the dynamic frequency-step-down takes place before a pipe flush,
and retry is issued. The significant timing overhead associated with the retry is offset
by the rarity of the timing violation events. Simulation results on ISCAS Benchmark
circuits show that 10% of clock frequency gain is possible with 10 to 20 % of hardware
overhead of replicated timing-critical circuit.
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1CHAPTER I
INTRODUCTION
A. Motivation of research
Market’s demands for better performance integrated circuits have driven the
continuing improvements and innovations of VLSI technology. As characterized by
Moore’s law [1][2], the integration density of IC has increased exponentially and
the operating clock frequency has reached at multi-GHz area owing to miniatur-
ization of feature size and introduction of new materials and techniques in fabrication
process[3][4].
Operating clock frequency is one of the key parameters representing IC’s perfor-
mance and determined by the signal delay through the longest path which is called
the critical path. Hence, inaccurate timing evaluation in design stage may result in
production of devices with too much timing margin (overdesign) or ones failing to
satisfy the specification required by market. Both the cases are losses in manufactur-
ing economics because the former means too much resources are spent and the latter
means low yield. Similar cases can happen in speed binning and post-fabrication test
where the timing characteristics of fabricated devices are evaluated and the operating
clock frequency is marked. If it is too conservative, the gap between the operation
performance and realizable performance will be big (underperformance) and in the
other case, it may not guarantee the time-to-failure specification.
The accurate timing estimation is hindered by uncertainties in every stage of
device manufacturing processes. First, in design stage, the design complexity result-
ing from exponentially increasing integration density prohibits the complete design
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2evaluation coverage. Even the number of the critical paths is expected to increase
exponentially as the feature size is reduced [5]. Sometimes the experiences from the
current technology can not be applicable to develop the next generation technology
[6]. Second, in fabrication process, the electrical parameter fluctuations resulting from
the intra-die process variations is not ignorable anymore in addition to those from the
traditional, die-to-die process variations [7]. Finally, the timing of ICs are becoming
more and more vulnerable to operating noises like temperature variations and power
supply voltage fluctuations [8][9]. During operation, a signal propagating along a path
may have interferences from the surrounding circuits, which are crosstalks. As the
vertical dimension of devices has not been scaled as much as the horizontal dimension
of them in IC fabrication process, the effects of crosstalk on signal delay has increased
with miniaturization of feature size [10].
The timing estimation of a fabricated IC based on experiments is important in
the senses that 1) it can provide timing characteristics information of device to be
feed backed to design stage for realistic timing margin requirements, 2) it can play a
role as a post-production test coverage evaluator, and 3) it can provide data to direct
possible timing fault tolerant design. However, direct measurement of timing related
quantities, for example, mean time to failure, is not possible in normal operating con-
ditions because of the timing margin added in speed binning. To invoke measurable
delay failures, the experiments need to be carried out in stress conditions. In the
next sections, previous works on delay test, process variations, and stress test will be
briefly described.
3B. Previous work
1. Delay model and test
Common approach for addressing the timing abnormalities is delay modeling and
test. A delay test is conducted by propagating a transition signal from input, through
the target path, to output. Hence this requires two-test vector sets: one to stabilize
the path and the other to initiate the signal transition in the target path.
Originally the delay fault models were developed for studying the faults resid-
ing in single gate’s inputs and/or outputs (transition fault model [11]) or anywhere
through a signal propagation path (path delay fault model [12]). In transition fault
model, two kinds of fault, slow-to-rise and slow-to-fall, are aimed at and, because they
can be treated as stuck-at-faults when you restrict clock period, the test vectors for
stuck-at-faults can be used. Although it may be easy to cover the faults by applying
the techniques used for stuck-at-faults model, it may not be possible to detect delay
faults scattered across the whole path. Hence its usefulness is limited to the defects
where their delay time is long enough to cause a logical failure for any signal passing
the gate. This limitation of transition fault model can be overcome by path delay
fault model. Path delay model treats the aggregated delay through a whole path and
it has been extensively studied. In [12], a method based on 6-valued logic is used to
determine whether a path delay fault is detected by a given input vector pair. First,
vector V1 is applied to the inputs and it propagates to the outputs. Then, vector V2 is
applied and, according to the 6-valued logic, the signal propagates to the output. By
tracing back to the inputs, we know that which path is covered or not. The difficulty
in applying this model to tests of integrated circuits is in its complexity.
As the number of paths grows exponentially as the number of gates increases,
the main focus of path delay model is to cover paths of the longest path delays
4and to find robust test which detects delay faults regardless of all other delays in
the circuits. Another approach for quantitative delay fault model (gate delay fault
model) is proposed by Carter et al.[13]. In the model, it is assumed that the delay
time, size and location of the faults are known with some precision, which is not
always possible. A fault is an added delay of certain size(time) in the propagation of
a rising or falling transition from the gate input to output and for the given fault, and
test vector is applied to detect the delay fault of assumed size. So, a little differences
in the size of delay fault may result in different test vectors. Most of researches on
the model have focused on the determination of the minimum fault size detected by
given test [14][15].
Recently, two more delay fault models are added, line delay fault model[16] and
segment delay fault model[17]. In line delay fault model, two tests for each line,
rising delay test and falling delay test, test the delay through the longest sensitizable
path passing the target line with rising or falling signal transition. One clear benefit
of this model is that the maximum number of faults in the circuit is the twice of
the number of lines. But the robust test is not always possible for the longest path
passing the target line and it is necessary to test all non-robustly testable paths with
longer delay than that of the longest robustly testable path. Another limitation of
this model is that a test that targets a line with the longest path passing it may fail
to detect faults distributed across a shorter path which includes the line. To deal
with this situation, we need to test more paths and it can result in large number of
paths to be tested. A delay fault model which compasses from transition fault to
path delay fault is proposed by Heragu et al [17]. The segment length L is defined as
1 for transition fault and the maximum logic depth for path delay fault and can be
chosen from available statistics on the types of manufacturing defects.
In proposing a delay fault tolerant design for operating clock frequency gain,
5which is the main goal of this thesis, one of the issues to be considered is the mean-
time-to-failure(MTTF) or failure rate at increased operating clock frequency. If it
is too short, the performance gain in clock frequency can be reduced by the time
budget for fault recovery and if it is too long, possible performance gain is wasted.
The unfortunate limitation of the delay test is that test coverage is not directly related
to the MTTF or delay failure rate. To solve this problem, delay failure rate of CPUs
are estimated by combining model, analysis, and experiments. The experiments are
conducted in realistic operating conditions using practical applications. They will be
explained in chapter II.
2. Inter-die and intra-die process variation
Variations in process parameters can cause fluctuations in within-die (WID),
within-wafer (WIW), wafer-to-wafer (W2W), and lot-to-lot (L2L) device’s electri-
cal characteristics. In [18], the possibilities for critical dimension (CD)’s variation
is studied for lithography and etch processes. The sources of the CD variations are
categorized according to the scale of variations from L2L to across the field. Here
the field means the area of the silicon wafer which is exposed at the same time. An-
other example is where the inter-metal dielectric thickness after wafer polishing shows
W2W and L2L variations [19]. In modeling process variations’ effects, L2L, W2W,
and WIW fluctuations comprise the die-to-die (D2D) fluctuation.
In the past, D2D fluctuations dominated the variations in ICs performance and
WID fluctuations were neglected [7]. But as the minimum feature size of technology
has decreased below the wavelength of light source used in stepper of lithography
process, the WID fluctuations in defined pattern are comparable to the D2D fluctua-
tions. In [20], the intra-die, uncorrelated parameter variations’ effect on path delay is
studied and the delay variations in carry select adder circuits from 0.5 µm technology
6and 0.18 µm technology are compared. It shows that as the minimum feature size
decreases, the influence from intra-die process parameter fluctuation increases. The
intra-die process variations effects on path delay is shown to be more severe to low
voltage operation circuits and to circuits with a large number of critical paths and
low logic depth. For WID fluctuations, there are random ones and systematic ones.
The doping concentration in device channel is one example of random fluctuations
where device-to-device correlation is zero even they are adjacent to each other [21].
CD variation on a die is systematic one because it varies around a principal value
resulting from the different focus of stepper lens in die-to-die process [18].
K. Bowman et al [5] modeled the maximum operating clock frequency (FMAX)
distribution of CPU starting from number of critical paths in 0.25 µm technology.
Using test vehicle and statistical simulation, the inter-die and intra-die variations
are extracted and used to calculate FMAX distribution of CPU. It shows that the
critical path delay distribution has 9 % and 3% of standard deviation/average ratio
from die-to-die and intra-die process variation, respectively. Other factors that can
affect FMAX distribution are operating condition’s variation or operating noises like
variations in temperature and power supply voltage, and crosstalk. In chapter III, the
estimated operating noises’ effect will be considered to modify FMAX distribution.
3. Stress test
The failure rate or the time-to-failure(TTF) is a measurable quantity in exper-
iments for timing characteristics estimation. Because of the timing margin added
in conservative speed binning, the TTF at normal operating conditions is expected
to be tremendously long. Hence stress techniques in operating clock frequency and
temperature should be applied to experiments.
Stress tests are widely used in industry to remove manufacturing defect to prevent
7early failures in field (infant failure). An example is where voltage stress has been
used to detect gate oxide defects like pinhole or excessively thin oxide. In [22], the
time-dependent-dielectric-breakdown(TDDB) characteristics are studied to detect the
oxide defects for the different shapes of gate oxides and pinhole is explained to be
created from etch damages. High temperature also used in stress test to accelerate
device degradation. For example, data retention is one of key reliability characteristics
of non-volatile memories like Flash EEPROM. To estimate the time to data loss, which
is usually guaranteed to be 10 years, the hot temperature stress is used to accelerate
the charge escaping from the insulated floating gate [23]. To detect any defect in
passivation layer, high humidity in test environment is also used because the hydrogen
from the water can easily penetrate the passivation layer and cause electrical failures
in operations of chips. In burn-in test, where every devices are under stress to remove
the product of manufacturing defect, highly accelerated temperature/humidity test
(HAST) is usually employed [24]. Another application of stress test for device life
time extraction is explained in chapter II, section B. In chapter II, the experiments
are carried out in higher temperature than that of normal operating condition and
the results will be used to extrapolate the result of normal operating condition.
C. Research direction
The final goal of the research is to propose a delay fault tolerant design for pos-
sible performance gain. Introduction of fault tolerant design to integrated circuits
accompany a penalty in complexity. Hence, we need to study the trade-off between
performance gain and circuits’ complexity and the operating clock frequency of cir-
cuits is the essential parameter of the performance.
In determining target operation clock frequency of proposed design, the first step
8will be to estimate the delay failure rate at various clock frequencies. Chapter II of
this thesis is dedicated to the topic of delay failure rate estimation. First, starting
from individual path delay distribution, a delay failure rate distribution model of
circuits in pipelined structure is developed. For delay failure rates data to extract
distribution parameters, experiments are conducted on CPUs at various operating
clock frequencies. By combining the model and experimental data, delay failure
rate distributions of CPUs are estimated. Because the estimated delay failure rate
distribution is mainly affected by operation related noises, in chapter III, the operation
noises’ effects on the maximum operating clock frequency (FMAX) distribution are
studied.
The proposed delay fault tolerant design, SABRE, is described in chapter IV. The
difference between traditional fault tolerant system and delay fault tolerant system
for operating clock frequency gain is that just adding redundancy is not enough. For
example, triple-modular-redundancy (TMR) for delay fault tolerance may not work
if the systems operate at higher clock frequency than that of specification. To be
used as a reference signal to detect and remove delay fault, it is most important
to ensure enough timing slack in the reference signal’s propagation path. In the
research, we try to achieve the delay fault tolerance by duplicating partial signal
paths from the original circuits and placing them in the next pipeline stage. By
sharing part of the original circuits, the area penalty for the redundancy circuits is
optimized. The path delay across the duplicated circuits part will be added to the
timing slack for the reference signals and the signal outputs from the original circuits
will be compared to the reference signals. If the delay fault is detected, it will be
removed by pipeline flushing and retry in lower operating clock frequency. In chapter
V, the proposed delay fault detection scheme is applied to implement a design for
single-event-transient (SET) fault detection.
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EMPIRICAL ESTIMATION OF DELAY FAILURE RATE OF CPUS
A. Introduction
This chapter presents a methodology for estimating the delay failure rate of a
device during nominal operation using combination of analyses, modeling, and exper-
iments. Section B describes the research approach and Section C presents modeling
of the delay failure rate distribution. The factors affecting delay, crosstalk, power
voltage fluctuation, and temperature, are analyzed in Section D. The Gaussian delay
failure rate model is validated using Monte-Carlo simulation in Section E. In Sec-
tion F, the experimental setup is described and the results are shown in Section G.
Conclusion and future work are in Section H.
B. Approach
The Figure 1 shows the overall proposed approach for estimating delay failure
rates. Initially the sources of noises like crosstalk, power fluctuation, and temper-
ature variation are analyzed. The delay model that considers the effects of these
noises is constructed. First, the relationship between path delay distribution and
delay failure rate is introduced. Next, the noises’ effects on path delay distribution
are addressed. To apply the model in estimating the delay failure rate through time-
to-failure(TTF) measurements data, a Gaussian path delay distribution is assumed.
Next, this assumption is validated using Monte-Carlo simulation. The parameters
*Based on “Timing Failure Analysis of Commercial CPUs Under Operating
Stress,” by Sanghoan Chang and Gwan Choi which appeared in 21st IEEE Inter-
national Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 2006.
c©[2006] IEEE.
*
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Fig. 1. Delay failure rate estimation flow
of the distribution are extracted from the experimental data and used to estimate
the delay failure rate at normal operating clock frequency. In the experiments, the
temperature and clock frequencies are set to higher values from those of nominal
operating conditions to trigger the delay faults that have very small chance of activa-
tion in normal operating conditions. The results obtained from the experiments are
time-to-failure distributions for several different stress conditions. These results are
then used to project the delay failure rates at nominal operating conditions.
Stress test is a very common practice in estimating the lifetime of device [25][26][27]
[28][29]. For example, transistor degradations due to hot carrier effect are measured
11
0 1/(VD –VDSAT )
Time to
degradation
Time to guarantee
A
Fig. 2. Device lifetime extraction
at various (drain bias (VD), gate bias (VG)) combinations where VG is chosen so that
gate current (IG) or substrate current (ISUB) is maximized for the corresponding VD.
Then, measured stress times to predetermined current or transconductance degrada-
tion or threshold voltage shift are extrapolated to obtain that of normal operating VD.
Figure 2 shows an example of the plot. To guarantee the lifetime of the transistor,
1/(VD − VDSAT ) for normal operating condition should be placed at the right side of
point A in the figure.
Estimating the lifetime of integrated circuit under device wear-out is more com-
plicated than that of a single transistor [30][31]. First, model parameter sets need
to be extracted from the transistors at various levels of degradations. Second, the
level of degradation should be correlated to the age of device in normal operating
conditions. Third, the fact that each transistor in the same gate is under different
operating stress should be considered in the circuit simulation. The result is still
deterministic and the lifetime estimation based on it may be very conservative ac-
cording to the allowed variation of model parameters and operating conditions in the
simulation. The timing margin of device in operating conditions variations can be
evaluated by Shmoo plot [32]. Still it is questionable whether it can cover all the
possible combination of signals inside the chip, e.g. crosstalk and delay paths as a
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Fig. 3. Device performance variations
result of long sequence of input vectors.
The proposed approach tries to solve these problems by estimating the delay
failure rate distribution based on path delay distribution model and experiments in
realistic operating environments.
C. Delay failure rate model
In this Section, delay failure rate model is developed. The focus is on the delay
variations resulting from operating noises as illustrated in Figure 3. Even devices are
fabricated from a single design, they are differ in signal propagation delay because
of the process variations (A, B, and C in the figure). For a specific path, the delay
varies according to the operating conditions (B1, B2, and B3 in the figure).
In a circuit with m number of paths and l number of primary outputs (PO),
the path delay distribution at kth clock tk of time period tp can be represented by
l-dimensional vector Dk={d1, d2, ..., dl}, each of l path delays having distribution,
di=gi(t), attributed to the effect of variations in operating conditions and noises like
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crosstalk. Then, the probability of delay fault is given by Pd(k) = P{max{d1, ..., dl} >
tp} and it is defined over the path delay probability space as shown in equation (2.1).
p is a probability that a path to PO has a delay fault and in the range of interests in
this research, it is less than 10−10. F (d1, ..., di, ..., dl) is the joint probability density
function over {d1...dl} space.
Pd(k) = 1−
d1=tp∫
d1=−∞
...
dl=tp∫
dl=−∞
F (d1, ..., di, ..., dl)dd1...ddl
=
l∑
i=1
di=∞∫
di=tp
ddi
d1=tp∫
d1=−∞
...
dl=tp∫
dl=−∞
F (d1...dl)dd1...ddl +O(p
2) (2.1)
The direct integration of F (d1, ..., di, ..., dl) is extremely difficult as l grows larger [6].
Even some paths are dependant on others, considering the fact that the chance of any
path has a delay fault is very small, Pd(k) can be approximated as shown in equation
(2.2) when
t=tp∫
t=0
gi(t)dt ≈ 1 for any i.
Pd(k) ≈
l∑
i=1
t=∞∫
t=tp
gi(t)dt (2.2)
The equation (2.2) means that when t ≥ tp, for any path, the probability of delay
fault is almost 0. If we take the average of Pd(k) over time T =M · tp (M ≫ 1), it is
given by equation (2.3).
Pd =
1
M
M∑
k=1
Pd(k) =
m∑
i=1
∞∫
t=tp
fi(t) · pex,idt (2.3)
fi(t) stands for the delay distribution of each path in the circuit. pex,i is the excitation
probability of the path i. If we apply (2.3) to a circuit of pipeline depth n, where
ith pipeline combinational circuit (CCi) has mi paths, the Pd can be rewritten as the
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following equation (2.4).
Pd,i =
mi∑
j=1
∞∫
t=tp
fi,j(t) · pex(i,j)dt (2.4)
In researches on path delay, the distribution of the longest path caused by process
variation is the focus of analysis because it determines the performance and yield
[33]. However, in this research, all path delays are considered since the delay failure
rate resulting from operating conditions variations is statistical in nature and it is
assumed that any process defects rendering abnormally long path delay are rejected
during post-fabrication tests.
The observation of a delay failure at the output involves three probability values.
First is the excitation probability (pex(i,j)) that the path becomes active. Second is the
probability that the path has a longer delay than clock period, tp. This we refer to as
(pd(i,j)(tp)). The last is the propagation probability of delay fault to output without
becoming masked (ppp). pex(i,j) is specific to each path and ppp is a constant for all
paths in a combinational circuit of a pipeline stage. Pd,i(t) denotes the probability
of all the excited delay faults at time t during the clock period tp in CCi. When
there is a delay fault in CCi, it will propagate to PO or be masked out over the next
pipeline stages. The probabilities for all possible events originating from CCi can be
expressed by Hi(t) in the following equation:
Hi(t) = Pn,i(t) + Pd,i(t) · [pm,i+1(t+ 1) (2.5)
+ ppp,i+1(t+ 1) · {pm,i+2(t+ 2) + ppp,i+2(t+ 2)...}]
where Pd,i(t) is the probability of excited fault at time t, Pn,i(t) is 1− Pd,i(t), pm,j(t)
is the masking probability of CCj at time t, and ppp,j(t) is the fault propagation
probability of CCj at time t. We state this general event expression a place holder
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for the failure event probabilities that we empirically derived from the subsequent
analysis. In statistical analysis, all the probabilities are averaged over time and it
is expected that the values are constant as long as the operating conditions remain
fixed. Hence, the time parameter ‘t’s can now be omitted without losing generality.
Then the equation (2.5) can be rewritten as:
Hi(t) = Pn,i + Pd,i · [pm,i+1 + ppp,i+1 · (pm,i+2 + ppp,i+2...)] (2.6)
If there is a failure at the primary output at time t, the probabilities for all these
events can be obtained by:
H(t) = H1(t− n) ·H2(t− n+ 1)...HN(t− 1) (2.7)
H(t) is now expanded to obtain the expression for delay failure probability. The
following assumption is made to simplify the expression.
Assumption: Only a single-point-fault/single-failure is considered. The value
of Pd,i is extremely small and the contributions from the multiple fault driven delay
failures(near-coincidental faults) are expected to be insignificant.
Note that the above assumption is applicable while Pd,i ≫ Pd,j ·Pd,k for any i, j,
and k. With the assumption, the expression for the delay failure probability (Pdf ) is
simplified to
Pdf ≈
n∑
k=1
[Pd,k ·
n∏
i=1,i6=k
Pn,i ·
n∏
j=k+1
ppp,j]
≈
n∑
k=1
[Pd,k ·
n∏
j=k+1
ppp,j] =
n∑
k=1
[Pd,k · Ppp(k)] (2.8)
where Ppp(k) =
n∏
j=k+1
ppp,j.
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Finally the delay failure probability is formulated in (2.9).
Pdf (tp) =
t′=∞∫
t′=tp
n∑
i=1
[
mj∑
j=1
{fi,j(t′) · pex(i, j)} · Ppp(i)]dt′ ≡
t′=∞∫
t′=tp
S(t′)dt′ (2.9)
where fi,j is path delay distribution of j
th path in ith pipelined structure, pex is the
excitation probability, and Ppp(i) is the propagation probability to output through
CCi+1 to CCn. To calculate Pdf (t), it is necessary to characterize S(t). As is described
in the next section, the effects of operating noises on path delay make the individual
path delay distribution, fi,j, a Gaussian distribution. Then, S(t) is a summation of
Gaussian distributions. In Section E, using the results of Monte-Carlo simulations,
it is shown that the summation of Gaussian distribution can be approximated to a
normal distribution for the ranges of interests in this research.
In operating circuit, operation for each clock can be considered to a Bernoulli
trial of failure probability of Pdf . Then, the probability, P (n), that it survives (n−1)
clocks and fails at nth clock is given (2.10).
P (n) = Pdf × (1− Pdf )n−1 (2.10)
And the cumulative failure rate, Pc(n), is given by (2.11) if n ≫ N (pipeline
depth).
Pc(n) =
n∑
i=1
P (i) =1− (1− Pdf )n (2.11)
In (2.11), Pdf is given as a distribution of operating clock period. At a fixed
clock frequency, the cumulative failure rate, Pc(n), corresponds to the cumulative
TTF distribution in experiments. Hence, by fitting the cumulative TFF distribu-
tions measured in the experiments to (2.11), the value of Pdf can now be calculated.
With Pdf ’s at multiple points, (2.9) can be used to estimate the delay failure rate
distribution.
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D. Modeling of operation noises
There are several reported analyses of delay distribution of a chip. In [34], the
delay distribution of a chip is assumed to be Gaussian by the Central Limit Theorem.
Even the sum of correlated random variables, the assumption of Gaussian distribution
is applicable for most practical models of correlation [35]. To address the characteris-
tics of the path delay distribution, it is necessary to consider the factors affecting it.
From the design of circuits to its usage in the field, two factors can affect the contin-
uous path delay distribution. The first results from the variations of manufacturing
process. The variations in the processes parameters like the gate oxide thickness, gate
width, wire-trace width and thickness contribute to the path delay variation. These
form the continuous path delay distribution. As the result of these variations, the
devices fabricated from a single design can vary in the signal transition delay and,
hence, the performance.
The other attribute to the timing variation is of operating condition in origin
and it is specific to the parameters that vary during field use. Such variations include
sources like power-supply noise, temperature, capacitive couplings/crosstalk among
other environmental factors. The following subsections build modeling components
associated with several known noise sources.
1. Crosstalk vs. delay
When there are multiple signal propagations across a chip, each signal is under
influence of other signals voltage level changes. It may boost the signal propagation
or defer it, which is called crosstalk. As the feature size of technology scales, the
shrink rate of the vertical dimension can not follow that of the horizontal dimension.
The result is that ”edge capacitance” from adjacent wires plays a dominant role in
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wire’s capacitive coupling [36]. Past research shows that the capacitive crosstalk
can cause up to 15 % variations in delay [37]. The crosstalk affecting the timing
of victim wire-trace from the surrounding circuits is studied for ASIC circuits [34].
Using known crosstalk analysis method, the signal transition window technique, the
aggressor wire’s effect on the victim’s delay is expressed in (2.12). In [38], the N
aggressors are classified into two groups according to their signal transition time
comparing with that of victim’s, where both transition times are similar (N1) and
where the aggressor’s transition time is shorter than that of victim’s (N2) as below .
∆tpd =
N∑
i=1
∆tpdi ∝
N∑
i=1
Cpri ·∆i =
N1∑
i=1
Cpri ·∆1i +
N2∑
i=1
Cpri ·∆2i (2.12)
where Cpri is the coupling ratio between the victim and ith aggressor, ∆i is its con-
tribution to delay which is determined by its transition timing with respect to that
of the victim’s. For a victim path consisting of M victim segments, the delay is given
by the summation of aggressors’ crosstalk over each segment as in (2.13).
∆t =
M∑
j=1
∆tpd,j (2.13)
=
M∑
j=1


Nj∑
i=1
∆tpdi

 ∝
M∑
j=1


Nj∑
i=1
Cpri ·∆i

 =
M∑
j=1


N1j∑
i=1
Cpri ·∆1i +
N2j∑
i=1
Cpri ·∆2i


In [38], for a long signal wire, the probability for capacitive coupling ratio from
the aggressors and helpers is shown to have a normal distribution. As the number
of coupling contributors to signal path delay in (2.13) increases, by the central limit
theorem [39], the delay distribution approximates to a Gaussian distribution.
2. Power noise vs. delay
The delay variation resulting from switching noise has been found to be mainly
dependent on the first ground bounce peak [40] and the ground bounce peak is shown
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to be proportional to the number of simultaneously switching gate [41]. Hence, the
delay distribution follows the shape of the distribution of the number of gates which
switch at the same time. This delay distribution too can be approximated to a
Gaussian distribution. Power supply noise is also shown to impact the delay for
device dominated paths [42]:
D = D0 · [1− f(Nw) ·Na − g(Na) ·Nw − ϕ(Na, Nw)] (2.14)
where f and g are the path-dependent noise sensitivity factors and ϕ(Na, Nw) is for
the higher order dependencies on Na and Nw which are the noise pulse amplitude
and width, respectively. Considering the fact that the delay is practically linear with
respect to both the amplitude and the width of the noise pulse, the above equation
can be approximated to
D ≈ D0 · [1− (f1 + g1) ·Na ·Nw] (2.15)
where f1 and g1 are the first order Taylor expansion coefficients.
With multiple power noises, the delay is expressed by (2.16).
D = D0 · [1− (f1 + g1) ·
∑
i
(Na,i ·Nw,i)] (2.16)
D has a Gaussian distribution by the central limit theorem.
3. Temperature variation vs. delay
When a signal propagates, the transistors which pass the signal radiate thermal
flux mostly from the junctions. The interconnects that carry the signal also radiate
heat because of Joule heating. The path delay dependence on the temperature also
needs to be considered because high temperature can play significant role in the
delay error generation. Deep-submicron technologies enable higher packing circuit
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density and that results in a higher heat generation per unit area. Let’s consider
a small area S on the device with N transistors and M interconnects. In every
clock period, the transistors and interconnects that pass the signal emit heat and
its conduction/dissipation to adjacent area determines the device temperature. For
transistor i (1 ≤ i ≤ N), the thermal emission during clock period tk is Rtr,i(tk). For
the interconnects, it can be expressed in similar fashion. Rin,j(tk)(1 ≤ j ≤M) is the
thermal emission during the kth clock period, or at time tk. The temperature of the
S is thus expressed by (2.17)
dTs(tk)
dt
=
N∑
i=1
[Rtr,i(tk)] +
M∑
j=1
[Rin,j(tk)]− C[Ts(tk)− Te(tk)]
Q
(2.17)
where C is a constant for thermal conduction to adjacent area, Ts is the temperature
of area S, Te the temperature of adjacent area, and Q is heat capacity of S.
Summing up the right side of (2.17) from t1 to tk gives the temperature of area
S, Ts, at time tk. It is assumed that the temperature variation on the chip is gradual
or the temperature difference Ts − Te is small and constant
Ts(tk) =
k∑
l=1
[
N∑
i=1
Rtr,i(tl) +
M∑
j=1
Rin,j(tl)− C ′]
Q
(2.18)
In (2.18), using the Central Limit Theorem, we can observe that the temperature
Ts at time tk has a normal distribution, fTs(tk), because summation of each Rtr,i(tl)
and Rin,j(tl) is assumed to be random. The number of clocks in consideration is
order of 109 because the device is clocked at about GHz range. And one additional
assumption about the cooling system is made. If the cooling system is efficient enough
to ensure that the probability of S having temperature higher than arbitrary tem-
perature T , is same all through the time t, then it can be assumed that fTs(tk) is
approximately equal to fTs(t) for arbitrary time t. To find the effect of temperature
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distribution on the delay, a simple model using the propagation delay time in (2.19)
is used, and SPICE simulation using TSMC 0.18 µm CMOS technology file is con-
ducted. The results show that the aforementioned assumptions that the temperature
is linearly related to delay within the temperature range of interest. In the model,
the combination circuit (CCi) is replaced by an array of invertors. The propagation
delay times for low-to-high and high-to-low are calculated in the following equation,
∫
dt = −Cload
∫ 1
IDn,Dp
dVout (2.19)
where ID,n is for the calculation of high to low delay time and ID,p for low to high
delay time. The power supply voltage is set to 1.6 V and the widths of the transistors
are adjusted to yield the same low-to-high and high-to-low transition time. The
calculation result is shown in Figure 4.
With the temperature ranging between 40 0C and 70 0C, the delay appears to
be linear and it grades at 0.75 %/0C. The result of SPICE simulation with TSMC
0.18 µm CMOS Technology model parameters also shows that, for those temperature
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ranges, it is linear with the rate of 0.9 %/0C.
If only the combinational circuit is considered, these simulation results show
clearly the linear relationship between the propagation delay and temperature for the
range of our interest (realistic device temperature ranges). The simulation results
support the linear extrapolation in estimating delay of different temperature from
those of experiments.
In this Section, the effects of noise factors on delay are analyzed to be a Gaus-
sian. But as the number of individual delay contributors increases, regardless of the
underlying distributions, the law of large number [43] and the central limit theorem
[39] enable the assumption of Gaussian delay distribution for each path.
E. Simulation
By integrating the factors affecting timing during actual operation into the delay
model, the delay distribution of each path can be expressed as a Gaussian distribution
as described in the previous Sections. Thus, (2.9) is now expressed as:
Pdf (tp) =
t′=∞∫
t′=tp
n∑
i=1
[
mj∑
j=1
{Gi,j(t′) · pex(i, j)} · Ppp(i)]dt′ (2.20)
where Gi,j is a Gaussian delay distribution for each path.
To calculate Pdf (tp), the parameters of all these Gaussian distributions and prob-
abilities for each path need to be obtained. This is impractical, considering the com-
plexity of a circuit. In delay failure rate estimation, the focus is on the tail part
of distribution in (2.20) which corresponds to extremely low delay failure probabil-
ity. Hence, to empirically estimate the delay failure rate, an additional assumption
is made on the (2.20), that is, the summation of the Gaussian distributions can be
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approximated to single normal distribution.
n∑
i=1
[
mj∑
j=1
{Gi,j(t′) · pex(i, j)} · Ppp(i)] ≈ N(m,σ : T, V ) (2.21)
To validate this assumption, Monte-Carlo simulations are carried out and the
results are in the Figure 5. For the case of n=5 stages of pipelined circuit, mj=100
means to form the Gaussian distributions per stage are generated. Importance Sam-
pling is used to select simulation runs. Five runs are made from randomly generated
means: random1 to random5 in the figure. To cover the case of circuit optimiza-
tion where the delay of circuits is clustered around the longest delay, 50 means are
sampled from 90% to 100% range of the maximum path delay and 50 means from
less than 90% of the maximum path delay (50 50 1 to 50 50 5 in the figure). The
standard deviation for each distribution is selected randomly but to be proportional
to the mean in the ranges of 5% to 15% of the mean. From the summation of
the Gaussian distributions, the mean and standard deviation of the assumed normal
distribution is extracted numerically at 7 standard deviations and at 7.1 standard
deviations because these numbers correspond to the clock periods of the experiments.
The extracted means and standard deviations are used to calculate the probabilities
for 8, 8.5, and 9 standard deviations because these points correspond to the nominal
operating clock periods of the CPU chips used in the experiments. In the graph,
approximate values and summation values are defined, respectively, as Zs are 8, 8.5,
or 9 in (2.22). Most of the cases the errors are less than 7 %.
Summation :
t′=∞∫
t′=m+Z·σ
n∑
i=1
[
mj∑
j=1
{Gi,j(t′) · Pex(i, j)} · Ppp(i)]dt′
Approximation :
t′=∞∫
t′=m+Z·σ
N(m,σ : T, V )dt′ (2.22)
24
Approximation vs. Summation
80%
90%
100%
110%
120%
130%
140%
7.5 8 8.5 9 9.5
Standard deviation
A
pp
.
/S
u
m
.
Ra ndom1
Ra ndom2
Ra ndom3
Ra ndom4
Ra ndom5
50_50_1
50_50_2
50_50_3
50_50_4
50_50_5
Fig. 5. Comparison of approximation and summation
F. Experiment
We consider only single-point fault because near-coincidental multiple delay faults
resulting in a failure is unlikely. This is a resonable assumption because the probability
of a sigle fault/failure is extremely small. A signal propagation path is considered
to be a chain of combinational circuits and registers, which is a pipeline. Pipeline is
of our primary interest because, typically, the timing of a processor is limited by the
delay across the combinational circuit between latches. Figure 6 shows three possible
scenarios of delay fault propagation.
In the path III of Figure 6, a delay fault is masked from propagating and subse-
quently becoming a failure is prevented. Remaining two scenarios describe conditions
prevailing when failure at the primary output is observed. Delay fault can propa-
gate directly to the output (path II) or it may propagate and momentarily reside in
cache/memory (path I) and result in latent fault. For exact delay fault estimation,
both above cases need to be considered. There have been several researches on the
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fault latency, the time between the occurrence of a physical fault and the subsequent
corruption of data causing an error [44]. In our experiments only the paths II and III
are considered. This is because the application execution time for each experimental
run is in order of several seconds while the MTTF is in order of hundreds if not thou-
sands of seconds. Thus errors that become latent beyond each experimental run are
not observable and neglected. While this omission may yield slight underestimation
of failure data, yet would not significantly change the overall distribution.
Hence the delay failure rate distribution is modeled to be Gaussian in the Section
D and E. The parameters of the distribution can be extracted by the delay failure
rates at different clock frequencies. The delay failure rate distribution parameters
at different temperatures can also be combined to be extrapolated to estimate delay
failure rate distribution of normal operating conditions.
In the experiment, the mean-times-to-delay-failures at various operating condi-
tions are measured. The clock frequency and temperature are varied to permit the
delay failures observable. For the experiment, the test system is configured as follows:
- CPU : AMD Duron 800 MHz. (FSB 100MHz x 8)/ 750 MHz. (FSB 100MHz x 7.5)
- Main Memory : DDR 2100 MHz 128 MB
- Graphic Card : ATI Raze Iic AGP
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- Operating System : Windows 2000TM 1
The clock frequency is controlled by FuzzylogicTM 2. software provided by the
mainboard manufacturer. The temperature of CPU is controlled by the thermoelec-
tric cooler. Other peripherals on the mainboard are isolated from the temperature
changes by exposing them to the ambient air. The temperatures are measured using
a sensor beneath the CPU. A probe is put beside the CPU and its thermal resis-
tances are measured for reference. In the experiment, the application execution de-
termines the excitation probability and is carefully constructed to maximize the error
detection/observation probability. The test program consists of 3D graphic routine
provided by the mainboard vendor, and it is used to stimulate the circuit to prop-
agate the delay faults. The program is specifically designed to be a CPU-intensive.
It is intended to check for CPU errors during increased-frequency testing. To pre-
vent the operating system from interrupting and triggering the CPU into a standby
state, another 3D graphic software is run in the background. The CPU usage during
the experiments is monitored to be 100% by Windows Task Manager and Speedfan
4.2TM 3.
Two issues are carefully considered during the experiments: (1) Are the failures
observed during the experiment actually resulting from delay faults? (2) If these are
delay failures, what may be the component source of these failures? We conducted
the experiments at a specific temperature. The only control variable is hence the
clock frequency. If failures originate from fault sources other than delay faults, the
TTF distribution would be the same as that generated from another experiment set at
different clock frequency. The result is carefully analyzed and the failure distributions
1Windows 2000 is a registered trademark of Microsoft Corporation.
2Fuzzylogic is a registered trademark of Microstar International Corporation.
3Copyright 2000-2007 by Alfredo Milani Comparetti.
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are obtained that follow the frequency dependency. Secondly, the experiment is de-
signed to isolate only the CPU chip as target component that could have delay faults.
We ensure this by conducting elevated frequency testing of all other components in
the system except CPU. Then, during the experiments, we ran the rest of the system
at or lower frequency to further reduce the chance of having faults originate from
any components other than the CPU chip. This isolation test is necessary because,
when the front-side bus frequency of the chip is adjusted during the experiment; other
peripheral components may also be affected. Isolation test confirmed the fault silence
for varying FSB frequencies; no fault was detected during isolation test. During the
isolation test, the clock multiplier for the CPU unit is set to a low value. In the
experiments, the effects of temperature also make it certain that the delay failures
are of CPU origin because other devices on the mainboard are cooled to specified
levels. The memory clock is controlled independently and is set at conservative level
to make certain that no memory error would occur.
The test control flow is set up as Figure 7: First, the background program that
preempts the standby-state interruption is spawned. This program is in continuous
loop and generates graphical output in the background. Next comes the temperature
setting. To achieve steady CPU temperature, the temperature is monitored for 10
minutes. The supply voltage/current to the thermoelectric cooler is determined by
trial to the delay experiment clock frequency. The FSB clock frequency adjustment
follows for the target frequency. The clock frequency adjustment affects the thermal
generation and thus changes the temperature of CPU die. We introduce a control
loop to change dynamically the heat dissipation capacity through the thermal elec-
tric cooler. This permits controlled temperature of the IC throughout the experiment
period. The clock frequency used during the set-up process is chosen from ad-hoc
experiments/trials to guarantee that the CPU is free-of-error during the speed ramp
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Begin
Step1.
- Run graphic program 
- Start Temp. monitor
Step 2.
- TE Cooler V/I adjustment
- Wait time Time1
Step 3. 
- if (Temperature =TTarget)
{Goto Step 4.}
else
Goto Step 2.
Step 4.
- Adjust Frequency 
- if(Any Error)
{Record the time and error message;  
Stop;}
Fig. 7. Experiment flow
process. According to manufacturer’s data sheet [45], the thermal dissipation vari-
ation by the clock frequency change is expected to be less than 1 % in case of 860
MHz for temperature set-up and 870 MHz for delay experiment. When a failure is
observed, the log file generated by operating system is checked to get time to failure
and error.
G. Experimental results
TTF distributions for two CPUs (A and B) are measured. With CPU A, the ex-
periments are conducted at two different temperatures at two different frequencies to
generate data on the delay-temperature dependencies. With CPU B, the experiments
are conducted at three different frequencies to validate the Gaussian-distribution as-
sumption associated with the delay failure rate distribution. The number of measure-
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ments for TTF varies from 25 to 70 according to the shape of measured data. (2.23)
shows the meaning of x and p used in this section. x is a normalized parameter in
units of standard deviation. Note that if x is bigger, the probability p is smaller as
can be seen in Figure 8.
∞∫
x
1√
2pi
e−t
2/2dt = p (2.23)
For CPU A, the mean and standard deviation of the delay failure rate distribu-
tion at 56oC and 60oC are extrapolated to be (mean, standard deviation)=(1015 ps,
26.2 ps) and (1023 ps , 26.3 ps), respectively based on the data shown in Table I.
Considering that the CPU is rated to operate at 800 MHz (clock period=1250 ps),
it is expected that the majority of failures are observed at approximately 9 standard
deviations away from the operating clock period. The analysis of the means and stan-
dard deviations from the two empirical distributions taken from the two temperature
points show that the standard deviation/mean ratio is within 2.5% of one another.
The MTTF is observed at the time point when 63 % of the failures occur cumulatively
and the MTTF of the CPU A is calculated to 1.14E5 Hr at 60oC and 2.33E6 at 56oC.
Assuming the linear delay-temperature dependency, the MTTF at 50oC, 800 HMz,
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Table I. The results of CPU A experiments
Experiments No. of Data Test Frequency (MHz) MTTF(sec)
60oC /1.6V 69 828 982
40 834 97
56oC /1.6V 34 832 2714
32 834 1229
Table II. The results of CPU B experiments
Test ID Test Frequency (MHz) Time (ps) MTTF (sec) Std Dev.(x)
I 867 1153.4 4621 7.225516
II 872 1146.8 2232 7.126760
III 875.5 1142.2 1388 7.061611
and 1.6 V is calculated to be approximately 2.6E8 Hrs. On these experimental results
for time-to-failure distributions, Anderson-Darling goodness of fitness (GOF) test is
conducted to validate the assumption of (2.11), i.e, these cumulative distributions are
exponential.
To validate the Gaussian characteristic of the delay failure rate distribution, one
additional set of experiments are conducted at three different clock frequencies and
the results are shown in Table II. The CPU is rated to operate at 750 MHz which
corresponds to clock period of 1333 ps.
Any two data set combination can yield the standard deviation and mean of the
underlying delay failure rate distribution as illustrated in Figure 9. From the three
data points, three sets of standard deviations and means are calculated in Table III.
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Table III. Estimated delay failure rate distributions for CPU B
Data Sets Mean Std.Dev Delay failure rate at 750MHz
(I,II) 670 66.8 1.83E-23
(II,III) 643 70.6 8.04E-23
(I,III) 659 68.3 3.30E-23
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Fig. 9. Delay failure rate projection
The variation among standard deviation is ± 2 ps and ± 23 ps for the mean. This
validates that the underlying distribution is Gaussian within the bounds of error.
The standard deviations on the data sets obtained from CPU B are about 10% of
their means and these are larger than that of CPU A. The discrepancy may be from
the variations in the experiment conditions. For CPU B experiments, the voltage
adjustment range to keep the temperature constant is larger than that of CPU A
experiments and it may be attributed to the slightly elevated room temperature
during the experiments and inaccurate temperature measurements of the CPU.
Some of experimental results for CPU A are shown in Figure 10 with fitted curve.
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H. Conclusion
The operating noises bring increasingly more ambiguity in timing estimation of
design as the feature size of technology is decreased and the power supply voltage
is reduced. Without field-based, practical timing estimation, the chance of overde-
sign and underperformance may increase in the future as reliability becomes more
concerns.
In this chapter, a methodology for estimating the timing of integrated circuits
is presented. First, delay failure rate distribution is modeled starting from discus-
sions of delay distribution and related probabilities. Next, the effects of operating
noises factors like local thermal emission, power supply noise, and crosstalk on delay
distribution are analyzed and used for parameterization of delay failure rate distri-
bution of CPU. The contributions from the noise factors on delay are analyzed to
be Gaussian and the resulting delay distribution of a combinational circuit is Gaus-
sian. Because the delay failure rate distribution is modeled as a product of delay
distribution and probabilities related to signal propagation, the overall delay failure
rate distribution is assumed to be a Gaussian distribution and a set of Monte-Carlo
simulations are conducted to validate the assumption. Delay failure rate distribu-
tion at normal operating condition is finally estimated by combining the model and
experimental results. To observe timing failure, which is extremely small in normal
operating condition, stress test technique is developed and experiments are conducted
using commercial CPU chips. By aggregating the empirical time-to-failure distribu-
tions at various temperature-clock combinations and fitting them to the cumulative
delay failure curve, the delay failure rate at test condition is estimated.
From these delay failure distribution, the delay failure rate at normal operating
condition is estimated to correspond to approximately 2.6E8 Hrs of MTTF for 63 %
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failures which is significantly greater than the typically specified VLSI device MTTF
of 1E5 hours by the manufacturer. This estimation may be limited by the fact that
the device degradation over long period of time is not considered in our stress tests.
In the failure rate calculation, the tail part of the distribution is used to extrapolate
the normal operating condition results and it leaves a possibility that small changes
in the distribution parameters caused by the aging effect of the device may result in
a significant failure rate increase.
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CHAPTER III
APPLICATION OF ESTIMATED DELAY DISTRIBUTION TO FMAX
DISTRIBUTION
A. Introduction
Ensuring the timing of integrated circuits (ICs) is becoming increasingly difficult
as the market trends ask power-economic, high performance products. The factors
affecting the timing of ICs can be classified into two groups; the ones related to fabri-
cation process and the other related to operating conditions. Traditionally, within-die
(WID) variation has been neglected and die-to-die (D2D) variation has been empha-
sized [46]. As the feature size of VLSI technology decreases below the wavelength of
light source used in stepper of lithography process, the WID fluctuations in defined
pattern are comparable to the D2D fluctuations [7]. Hence their effects on timing
have been widely studied [47][48][49].
The operating conditions variations as well as crosstalk can affect the signal
propagation time of fabricated ICs. As the power supply voltage decreases, the signal
integrity is more vulnerable to any noise in signal propagation. In reducing feature
size of fabrication technology, the vertical dimension has not shrunken as much as the
horizontal dimension has and it results in crosstalk problems from the surrounding
circuits [36][50]. Thermal dissipation per unit area is rapidly increasing and its non-
uniform distribution has a significant effect on timing distribution of a circuit [51].
Non-uniform power consumption in power grid can cause non-uniform voltage drop
which has a direct effect on signal timing [52].
The accurate estimation of factors affecting timing of ICs is critical in manufac-
turing economics. The overestimation of them may result in more complicated design
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of longer design time, accordingly bigger development cost, or rejection of acceptable
design [6]. On the contrary, the underestimation causes rejection of fabricated prod-
ucts by not sufficing the specification. This chapter presents the operating related
noises’ effects on timing of ICs in terms of the maximum operating clock frequency
(FMAX) distribution. In Section B, previous works related to device parameter
fluctuation’s impact on FMAX distribution are described. The FMAX distribution
considering operation related noises are presented in Section C and followed by dis-
cussions in Section D and conclusion in Section E.
B. Previous work
In this Section, previously published FMAX distribution model considering pro-
cess parameter variation impact by K. A. Bowman et al [5], is reviewed. The timing
characteristic of ICs is determined by critical paths which have the longest signal
propagation delay and the number of the critical paths is increasing with process
miniaturization. In the paper, FMAX distribution of 0.25 µm technology micropro-
cessor is studied. First, the WID and D2D critical path delay distribution under
process variation is assumed to be normal with different standard deviations and
statistical simulations are conducted to obtain the normal distribution parameters,
mean (µ) and standard deviation (σ). The ratio of σ to µ is 3% and 9% for WID and
D2D variations, respectively. Next, for Ncp independent critical paths for entire chip,
the maximum critical path delay distribution is calculated for WID and D2D param-
eter variations and combined. Finally, the maximum critical path delay distribution
is converted to the maximum operating clock frequency (FMAX) distribution. The
equations used in the study are illustrated in Figure 11[5]. b in (g) is the clock skew
factor.
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Even though the result shows that the FMAX distribution matches well with
measured data, for more accurate estimation, the effects of operation related noises
like crosstalk, variations in power supply voltage and temperature need to be consid-
ered.
C. Operation noises and their effects on delay failure rate distribution
The signal propagation time of ICs are affected by operating noises. When there
is a signal transition in a node, the transition delay time may vary according to the
transition direction (high-to-low or low-to-high) of the neighboring circuits and the
coupling capacitances between the node and the circuits. While the signal integrity
is becoming more vulnerable to crosstalk with decreasing feature size of circuits, the
penalty in increasing die area limits the usage of available options like spacing and
shielding to remedy crosstalk problem [53]. The local temperature variation also af-
fects device performance by changing the physical characteristics of material. There
can be a large temperature difference on a chip because the power consumption den-
sity is not uniform. The potential level of power network varies when the transistors
are switching and the switching noises can affect the signal propagation time. All
these operating noises should be included for more accurate timing estimation of ICs.
From the experimental results of chapter II, Table IV shows the extracted delay
failure rate distribution parameters. Two CPUs are used for experiments and the σ
to µ ratios are 2.6% and 10.4% respectively.
D. Combination of process variation and operating noises
In [5], the WID and D2D process variations in 0.25 µm technology result in the
normal distributions of the critical path delay with 3% and 9% of σ/µ ratio, respec-
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Table IV. Delay distribution parameters
CPU A B
Bin Duron 800 Duron 750
Temp. 60oC 60oC
Mean, µ (ps) 1023 657
Std.Dev., σ (ps) 26.3 68.5
σ/µ 2.6% 10.4%
tively. If the operating noises’ effects on delay are considered, the delay distribution
of the critical paths is affected in WID level. Let’s assume that the noises’ effects on
delay form a normal distribution, N(0, σ2ON), on average and they are independent
of the process variations. Then, the equation (a) in Figure 11 is modified to (3.1) to
include operating noises’ effects in WID critical path delay fluctuations.
fWID−Tcp,nom = N(Tcp,nom, σ
2
WID−Tcp,nom + σ
2
ON) (3.1)
Then, the result of CPU A can be interpreted as a case where the process varia-
tions are minimal and that of CPU B as maximal. Hence, value of σ2ON/µ
2 is 0.02622
and, from the result of CPU B, σ2WID/µ
2 is calculated as 0.10422-0.02622=0.1022. If
these values from operating noises are compared to performance variation, 10% WID
process variation is a lot bigger than 3% WID process variation of 0.25 µm technol-
ogy even the CPUs are fabricated using 0.18 µm technology which may have wider
process variation than those from 0.25 µm technology. The results can be explained
by the experimental data used for delay distribution parameter extraction. In the
measurement of TTF distribution, the failures are resulting from all the paths not
only the critical paths considered in [5]. As the process variation mixes the critical
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paths with other paths, the WID variation may look wider than that of the critical
paths. These two CPUs are from the same technology (Duron Spitfire, Model 3, 0.18
µm technology) and the relatively wider process distribution may contribute to the
lower speed binning of B than that of A. The maximum critical path delay distribu-
tion and FMAX distributions with and without considering the operating noises are
shown in Figure 12 and Figure 13. The peak of FMAX distribution shifts about 2%
to lower clock frequency because of operating noises.
E. Conclusion
The modified FMAX distribution of a chip with operating noises in the field is pre-
sented. To empirically estimate the noises’ effects on signal propagation delay, exper-
iments are conducted to measure TTF distribution of commercial microprocessors in
real program operation stress. The MTTF extracted from the measured distribution
is used to calculate delay failure probability, Pf , and, with assumption of Gaussian
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Fig. 13. The maximum critical path delay distribution
delay distribution, the parameters of normal delay distribution are calculated. The
estimated noises’ effects on delay have 2.6% of σ/µ value and it is comparable to 3%
resulting from WID process variation. The peak of FMAX distribution is degraded
about 2% because of the operating noises.
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CHAPTER IV
SABRE: DELAY FAULT TOLERANT DESIGN
A. Introduction
To guarantee quality of devices, various faults models are developed to direct the
test. For example, the detection and removal of stuck-at-faults [54] have been suc-
cessful owing to models and efficient test vector generations [55] even with increasing
complexity of devices. On the other hand, faults related to timing are becoming more
and more difficult to handle because of (1) exponentially increasing number of target
paths and (2) various hard-to-model factors like crosstalk and operating conditions.
The limited generation of robust test vector also restricts the coverage of the test. In
commercia practices, these insufficiencies are relieved by timing margin in binning.
However recent works on multi-core and/or multi-threading architecture implies that
the raising operating clock frequency reached realistic boundary even with 30 stages
of pipelined structure [56].
The operating clock frequency is determined by the longest signal propagation
delay, setup/hold time, and margin for timing abnormalities. These are becoming
less predictable with the increasing design complexity and process miniaturization.
Hence aggressive operating frequency binning of devices is unlikely in the future and
devices are likely to suffer from increased delay errors/failures. The difficult challenge
is then ensuring that a device operating at its clock frequency is error-free with
quantifiable assurance. Effort at device-level engineering will not suffice for these
circuits exhibiting wide process variation and heightened sensitivities to operating
*Based on “Gate-Level Exception Handling Design for Noise Reduction in High-
Speed VLSI Circuits,” by Sanghoan Chang and Gwan Choi which appeared in 20th
International Conference on VLSI Design, Jan. 2007. c©[2007] IEEE
*
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condition stress. Logic-level redress of this issue is a necessity and we propose a
design-level remedy for this timing-uncertainty problem.
The aim of the design approach presented in this chapter is to provide frame-
work, SABRE, wherein an increased operating clock frequency can be achieved. The
approach is a combination of empirical analysis, hardware/time redundancy design,
exception handling and retry. One redundancy-design approach is coding. Often in
memory systems, error checking and correcting (ECC) schemes are employed to filter
the soft errors caused by cosmic rays [57]. Another example of such is a triple mod-
ular redundancy (TMR) where multiple units of identical hardware system are used
in addition to a voting circuitry. Typically the overhead of a TMR system ranges
from 400-500%. However, such scheme will still not tolerate errors resulting from
common stress or design-induced faults. In general, applying any redundancies to a
system has been considered too excessive and expensive unless for a reliability-critical
application.
Our proposed design relieves such shortcomings of traditional redundancy tech-
niques by replicating only a part of the original circuit instead of the entire circuit.
The timing-critical combinational circuits between the registers are partially repli-
cated. Combinational circuit is path-wise partitioned into two sections; long paths
are segmented into the two partitioned sections. The original combinational circuit is
laid out and operates without any intrusion except for the fan-out connections from
the first section of the circuit to a replicated second-section of the combinational cir-
cuit. Thus only the second section of the circuit is replicated. The signals fanning out
from the first section are latches, and thus are far shorter than the paths spanning
the entire combinational circuit. The replicated circuit is timed at a subsequent clock
cycle to ascertain relaxed timing paths. This insures that the likely hood of delay,
stress, or process variation faults is minimal. During the subsequent clock cycle the
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outcome of the two logically identical, yet time-interleaved, circuit outputs are com-
pared to detect faults. When a fault is detected, the retry signal is triggered and the
dynamic frequency step down takes place before a pipe flush, and retry takes place.
The significant timing overhead associated with the retry is offset by the rarity of the
timing violation events.
In this chapter, the research motivation is explained in Section B and delay fault
probability is introduced in Section C. Proposed design scheme is described in Section
D. Finally, the conclusion is drawn in Section E.
B. Motivation
The delay fault or longer path delay than the operating clock period can cause
a delay error/failure. The randomness in the nature of factors affecting delay makes
it difficult to precisely estimate the path delays. For example, the crosstalk can give
10% to 15% delay variation in a segment according to the input vector to the circuit
[37]. Besides, the variations in the operating conditions like on-die local temperature,
supply voltage add the uncertainty. This uncertainty limits the possible clock fre-
quency gain by transistor performance improvements. Even extremely small chance
of very long path delay can not be ignored in determining the operating clock fre-
quency of devices without delay fault tolerant scheme. But if the occurrence of the
path delays around the maximum path delay is low enough, it is possible to increase
the clock frequency with a reasonable cost of additional delay fault tolerant circuit.
There have been several studies on the path delay distribution of a circuit. Be-
cause of the randomness in delay of path segments, with the help of the central limit
theorem, the path delay distributions are often assumed to be a Gaussian [6][8]. Even
for a single delay path, the signal propagation delay can have a Gaussian distribution
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Fig. 14. Operating clock frequency vs. time to failure
in statistical approach because the effects of individual factors like crosstalk, tem-
perature, and power supply voltage add Gaussian variations. Based on the Gaussian
path delay distribution assumption, a research is carried out to estimate the delay
failure rate of a 750 MHz Duron CPU at various clock frequencies as described in
chapter II. Figure 14 shows the expected MTTF for different operating clock fre-
quencies. For example, if a logic circuit to handle a failure every hour is inserted,
the CPU can run around 870 MHz which is about 16 % increase compared to the
original binning of 750 MHz. In developing the proposed scheme, there are several
issues to be considered. First, the added logic for fault detection and removal should
have a reasonable complexity and avoid any influence on the existing logic operation.
Second, the delay fault detection scheme should guarantee the detection of the target
level of delay fault occurrence. For example, in a circuit with n signal propagation
paths and di for ith path’s delay, the fault probability at clock period tp, Pf (tp), is
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given by below equation (4.1).
Pf (tp) = Probability{max(di) > tp} (4.1)
If the target level of delay fault to detect is PT and the corresponding path
delay is tT , the delay fault detection circuit should detect any path delay longer than
tT . Third, in case of error/failure, the recovery should be done in acceptable time
budget. Otherwise, the performance gain by the increased clock frequency can be
compensated by the process time for recovery. Because the required fault-tolerant
system should handle timing related failures in over-clocked, fault-prone operation,
the normal fault-tolerant techniques can not be used. For example, TMR should run
at minimum clock frequencies of the three systems. Otherwise, there maybe multiple
systems with timing faults and the voting can not be used to recover the correct
processing result. Hence, the fault-tolerant system should secure the timing margin
enough to guarantee the correct reference signal for fault detection and recovery while
it process the normal operation with less timing margin.
In adding the timing margin to reference signal path, two schemes are possible,
one which adds registers to sample the reference signal at generous clock frequency
while keeping the same signal propagation path and the other which adds margin
in signal propagation path by dividing the path and process the latter in the next
clock cycle. One example of the former approach is RAZOR [58] [59]. In RAZOR,
redundant latches (shadow latches) are connected to the primary outputs together
with the original flip-flops. Delayed clock is applied to the shadow latches to provide
the necessary timing margin for delay-fault free signal propagation. The sampled
result of shadow latch is compared with the original result stored in register and if
they are different, a timing fault is detected and the sampled value at the shadow
latch is fed back to the primary output through a MUX. Figure 15 illustrates the idea
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Fig. 15. RAZOR
of RAZOR [22].
The RAZOR scheme is used to detect and recover timing faults in a dynamic
voltage scaling processor to save power consumption by running the chip at supply
voltage corresponding to optimal failure rate. As the power supply voltage lowers, less
energy is consumed and more delay failures are expected because of insufficient current
drivability of device. It is shown in [59] that the area burden by the redundant shadow
latch is negligible compared to the area of the original design and it can achieve up
to 50% of energy savings over worst case operating conditions at a frequency of 120
MHz. As maintaining two separate clocks can be an excessive overhead, to relieve this
problem, using the negative edge of the original clock to trigger the shadow latches
is proposed [59]. In this case, the duration of positive clock phase determines the
timing margin and it may not have a stable value, which, in return, unstable delay
fault detection coverage. Another issue in RAZOR design is that, the shadow latches
are supposed to sample the signal from the previous clock but, for paths with small
delay, they may sample the signal from the current positive clock edge. So a timing
constraint for the minimum path delay is imposed as Figure 16 [58]. If inverted
clock is used for clock del as [59], the minimum path delay should be greater than
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50% of operating clock period and it may impose some limitations for the design’s
application.
Another design approach we took for delay fault tolerant design is to use parity
checking circuits. The main idea is that in circuits, there are paths with long delay
and with short delay and if the long paths and short paths are grouped to generate
parity code, it can function as a fault detection circuit because the signal in short path
will play a role of reference signal. However, if they are closely related in timing, there
is a chance that both will fail due to the same delay fault. To avoid this situation, the
correlationships between each output signal are investigated. The parity generation
circuit is divided into 2 parts and the second part is placed in the next pipeline stage
to make sure enough timing slack in signal propagation.in parity generation circuit.
In parity generation circuit, it should include all the function of the original circuits
and it makes the area overhead comparable to that of the original circuit.
In this chapter, a design approach to avoid the fore-mentioned issues by adding
timing margin in the reference delay path is presented. Instead of using relieved sam-
ple clock period, whole combinational circuits are divided into two groups, Partition
1 (P1) and Partition 2 (P2) according to implementation considerations like delay
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fault coverage and complexity. The P2 is duplicated in the next pipeline stage and
comparison block (CP) for fault detection is added. In the next Sections, delay failure
probability is discussed with emphasis on the possible operating clock frequency gain
and followed by the description on the proposed delay error handling design.
C. Delay fault probability
In the previous Section, the possible gain in clock frequency of Duron 750 MHz
CPU with delay fault tolerant system is illustrated for various delay failure rate. In
this Section, we will explore the possible clock frequency gain in individual circuit
using ISCAS benchmark circuits. First, the gate delays for various gates like nand and
nor in typical operating conditions are calculated by SPICE simulations using 0.18
µm TSMC BSIM ver.3 model parameters. Then, delay simulations are conducted
to obtain the path delay distributions of ISCAS Benchmark circuits using random
test vectors. The results are the nominal gate delay distributions without operating
condition variations. Figure 17 shows the delay distribution of ISCAS benchmark
circuit C499 from the delay simulation. Totally 106 test vectors are used and all path
delays from outputs are summed up.
To accommodate the effects of crosstalks and operating conditions variations
on path delay, each path delay is modeled as a Gaussian distribution with mean
and standard deviation. The nominal path delay is taken to mean value of the
distribution and the standard deviation is set to be proportional to the mean and
randomly chosen from 4% ± 2% of the mean value. In setting the range of the
standard deviation, the effects of operating conditions variations and crosstalk on
delay are considered. In [60], it is observed that microprocessor has 8% performance
variation for 10% power supply voltage variation. Power supply voltages on main
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Fig. 17. Delay distribution of ISCAS C499 circuit
board are sampled and it has ± 5% variation for three standard deviations (3σ).
We assume the similar value for the internal voltage variation. For temperature
variation, it is shown that wide temperature variation exists across a die but no
observation is made for a local position. Hence, it is assumed as 5oC variation for 3σ.
SPICE simulation for gate shows 0.8%/oC delay variation. Considering equal delay
contribution from interconnect and gate, 0.4%/oC is taken for delay variation from
temperature. In [37], the crosstalk can cause ± 10% delay variation according to test
vector. So the nominal standard deviation for the individual path delay distribution
is set to
√
σ2Power + σ
2
Crosstalk + σ
2
Temperature, which is 4%. Delay fault probability, Pf ,
is calculated from the modified delay distribution D(t) as in equation (4.2). The
correlations between each path delay are ignored because, in the clock frequency
range of interests, Pf is very small and they will have a minimal difference.
Pf (t) =
x=∞∫
x=t
D(x)dx (4.2)
Delay fault can propagate to the final pipeline output and result in delay failure
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Fig. 18. Mean time to fault vs. clock frequency
or be masked. But in the proposed scheme, it is assumed that the delay fault, not
delay failure, is detected and removed before it propagates to the next pipeline stage.
In the calculation of the MTTF, the operation of each clock is treated as a Bernoulli
trial. F is the frequency and assumed to 1 GHz for simplicity.
1− exp− tMTTF = 1− (1− Pf )F ·t (4.3)
MTTF = − 1
F · ln(1− Pf ) (4.4)
Figure 18 illustrates the possible clock gains for various mean-time-to-faults.
We can expect 10% clock increase between 1 fault/min and 1 fault/10years. If speed
margin for degradation is added for a new device, the gain will be larger as illustrated
in Figure 19. In the figure, to accommodate degradation effect in delay, the mean of
the delay distribution is assumed to increase by 5 % after degradation.
To achieve a performance gain from the fault tolerant scheme, the equation (4.5)
should be satisfied where TR is the fault recovery time, Tpn is the clock period of
the proposed design, and Tpo is the clock period of original design. In the proposed
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Fig. 19. Degradation effect for ISCAS C499
design, by using the reference signal from P2, TR is minimized.
Pf · TR + Tpn < Tpo (4.5)
D. Delay fault detection and recovery
Fault tolerant systems can employ any redundancies in hardware, time, or infor-
mation. In hardware redundancy, multiple replicas of a system are used to detect a
fault by comparison and to remove it by voting. Using a single system, we can mimic
the hardware redundancy by processing a work repeatedly. Coding is a widely used
example of information redundancy. In the proposed scheme, we partially use the
hardware redundancy and time redundancy. Figure 20 show the proposed architec-
ture for pipelined structure with layouts in same scale from Silicon Ensemble.
The combinational circuit between latches is divided into two parts, P1 and P2.
Therefore, every signal propagation path is divided accordingly. The Comparison
circuit (CP) compares the outputs of original circuit processed in nth pipeline stage
(P1+P2) and ones from added circuit processed in n+ 1th pipeline stage (P2’). If
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Fig. 21. Illustration of P1, P2 and P2’
they do not match, it is a fault and it sends control signal to refresh and decrease the
operating clock frequency. After the process which causes the delay fault is carried out
in the decreased clock frequency, the system recovers the original clock frequency. For
modern CPUs, it takes several tens of microseconds to adjust clock frequency [61].
Figure 20.(a) illustrates the pipeline flush and clock retreat design. One possible
modification is Figure 20.(b) where the reference signal inputs to CP from P2’ are
directed to the inputs of flip-flops (FFs) through MUX as employed in RAZOR. The
output signal of CP controls the MUX. Usually the signal delay for MUX is two times
of normal gate and it uniformly shifts delay distribution to worse delay time. Hence
the design scheme in Figure 20.(b) may not be appropriate for the proposed design
which aims at higher operating clock frequency through delay fault detection and
removal.
Figure 21 illustrates a delay path consisted of m gates between flip-flops, FFn
and FFn+1. To detect delay fault, it is essential to guarantee delay-fault-free output
for the reference to be used in the comparison (CP). By storing the outputs of gi
instead of those of gm, it adds the time slack corresponding to path delay across
P2. Increasing the fault coverage can be done by increasing the portion of P2 to the
original logic. If you clock the circuit aggressively, the division point should move
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toward primary inputs, FFn, which, in turn, increases the area for P2. Hence, it
is important to balance the signal propagation delays through P1 and P2. Another
factor in complexity comes the shadow latches, SL, which is determined from the
number of interconnects between P1 and P2.
Figure 22 shows the complexity of added logic and delay detect margin of selected
ISCAS benchmark circuits. Complexity of added logic (CA) is defined in (4.6) as ratio
of gates number in P2 and latches to that of original circuit and D-FFs. w is the
area ratio of D flip-flop to normal gate. The fault detection coverage is defined as the
ratio of the minimum signal propagation delay across P2 to the longest path delay in
the original circuit as in (4.7) where dP1 is the delay from input to output gate in P1
and di is the delay from PI to PO gate in the original circuit.
CA =
Ngate P2 +Ngate CP +Ngate Latch
Ngate + w ·NFF (4.6)
CF = 1− max{dP1}
max{di} (4.7)
In dividing the circuits into P1 and P2, the delay from the PI to the gate and the
number of fanin and fanout are considered because the former determines CF and the
latter, CA. The division flow is described in Figure 23. At first, delay simulation is
conducted using test vectors to find the PI to gate delay. The number of test vectors
is between 106 and 107 and they are randomly generated. First, PO with the longest
path delay is chosen to P2. Other POs are chosen one by one in decreasing path
delay order. Then, among the gates connected P2, the gate with the longest path is
chosen and followed by the gates whose number of fanout is bigger than that of fanin
to relieve added complexity. It repeats until the fault detection coverage is larger
than 0.6. According to Figure 22, to achieve 10% delay fault detection coverage, the
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Fig. 22. Delay fault detection coverage vs. area overhead
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for 1 to Ng //Ng: number of gates
Max_delay_from_PI_to_gi=0;
for 1 to Nv //Nv: number of test vectors for delay simulation
for 1 to Ng
{if (delay_from_PI_to_gi > Max_delay_from_PI_to_gi)
Max_delay_from_PI_to_gi= delay_from_PI_to_the_gi;
}
Sort POs in decreasing order of delay
Add the first PO to P2; 
{calculate CA and CF;}
if any PO with ( NFanin > NFanout)
{add the PO to P2; calculate CA and CF;}
for the remaining POs
{add the PO to P2; calculate CA and CF;}
while(CF<0.6)
{  for all gates in P1
for gates connected to any gate in P2
Sort gates in decreasing order of delay
{add the first gate to P2; calculate CA and CF;}
if any gate with ( NFanin > NFanout)
{add the gate to BL; calculate CA and CF;}
add the remaining gate to P2
{calculate CA and CF;}
}
Fig. 23. Circuit partition flow
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complexity increases by 25% for C499, 8% for C432, 12% for C880 and 8% for C6288.
The dominant factor in complexity is the number of interconnects which requires
latch between P1 and P2.
E. Conclusion
A design scheme to increase the operating clock frequency of circuit is presented.
Delay faults which limit the aggressive clocking are detected by increased slack in
redundancy circuit and removed by reprocessing at a lower clock frequency. The
complexity of the redundancy circuit is minimized by sharing the delay path with the
original circuit. Delay simulations on ISCAS benchmark circuits are conducted to es-
timate the operating clock frequency gains. Factors affecting path delay like operating
conditions and crosstalks are taken into account in forms of Gaussian distributions.
The estimation shows that up to 10% clock frequency increase is obtainable with
moderate hardware penalty.
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CHAPTER V
SINGLE EVENT TRANSIENT FAULT DETECTION USING PARTIAL
REDUNDANCY
A. Introduction
In the previous chapter, a delay fault tolerant design is proposed. As an example
of its application, a design implementation for detecting signal abnormalities caused
by cosmic particles is presented in this chapter. When an ionic particle enters semi-
conductor substrate, it leaves a trace of generated charges and the collection of these
charges in junction or at any node can result in enough potential changes to flip the
state of flip-flop or memory. These phenomena are called single event upset (SEU)
or soft error [62]. In combinational circuits, a node’s potential level can be turbu-
lent and this glitch, single event transient (SET), can propagate and result in wrong
value latched at primary output. Traditionally, researches on radiation immunity of
electronic devices have focused on space or military applications [63] due to their
exposure to severe radiations in operating environments.
Recently, as the minimum feature size of circuit device shrinks down to deep-
submicron, the critical amount of charge for SEU or SET decreases and the circuit
is becoming more and more sensitive to radiation even at terrestrial area [64]. The
low power supply voltage also makes the circuit signal’s integrity more vulnerable to
glitches.
The relationship between the energy of injected cosmic particle and the generated
charge is studied and it is given in (5.1) [65]. Q is the amount of charge in pico
Coulumb (pC), L is the Linear Energy Transfer of ion in MeV /cm2/mg, and t is
the depth of semiconductor diffusion region in µm. For example, the average energy
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Fig. 24. Venues of fault injection
required to generate an electron-hole pair in silicon is 3.6 eV.
Q = 0.01036 · L · t (5.1)
The resulting current which will cause a voltage spike or glitch at a node is modeled
as a double exponential function as in (5.2) [66]. ta and tb are the time constants for
charge collection and the ion track establishment, respectively.
I(t) =
Q
(ta − tb)(e
−t/ta − e−t/tb) (5.2)
The focus of this chapter is on design implementations of the proposed delay fault
tolerant circuit to detect a SET fault due to the current given in (5.2). In Section B, a
general overview of the design approach is described. SPICE simulations to calculate
the size of the glitch due to the current spike and delay simulations to propagate the
glitch are introduced in Section C. For two design implementations, the probability of
SET detection is calculated and discussed in Section D and the conclusion is drawn
in Section E.
B. Approach
Figure 24 shows the overall partition of a circuit and the venues of SET fault
injection. While the original signal propagates through P1 and P2, the reference
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Fig. 25. Fault signal timing
Table V. Fault samplings at SL and FF and fault detection
Case At SL At FF Result
1 tsr < tp tfr < tp No fault sampling
2 tff < tp < tfr Fault sampling at FF -> Detection
3 tff > tp No fault sampling
4 tsf < tp < tsr tff < tp < tfr Detection Failure
5 tff > tp Fault sampling at SL -> Detection
6 tsr > tp tff > tp No fault sampling
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signal branches at the output of P1 and goes through the shadow latch (SL) as
well as the duplicated Partition 2 (P2’). By the comparison of the signals from the
outputs of FF and P2’, any delay faults originating from the circuit are guaranteed
to be detectable if the timing slack added to the reference signal path is big enough
to cover the delay fault size. In case of SET faults where the glitches caused by ionic
particles behave as wrong signals, the fault detection depends on the timing of signals
latched on FF and SL. Hence, any SET fault originating from FF, SL, P2 or P2’ is
detectable because at least one of the latched signals at FF or SL is correct. But
for SET fault from P1, there exists a chance that the wrong signals are sampled at
both of FF and SL depending on the fault’s propagation timing. Hence, in evaluating
the partitioned circuit’s fault detection performance, the focus should be on the fault
originating from P1.
Table IV lists all the possible cases for signals latched at FF and SL according to
their timing. The terms used are illustrated in Figure 25. tf (tr) is the fault injection
time(recovery time) and tw is the duration of the fault signal. The operating clock
period is tP and the arrival of fault and recovery signal at SL (FF) is tsf (tff ) and
tsr(tfr), respectively. The gap between tsf and tff is the fault propagation delay
through P2, (tdP2).
The overall approach is illustrated in Figure 26. First, delay simulations are
conducted for the target circuit using randomly generated test vectors. In delay sim-
ulations, for each node, the maximum delay time from the primary inputs to the node
is updated and used to calculate the delay fault detection coverage introduced in the
previous chapter. The test vectors for the longest delays in the primary outputs are
recorded to be used in fault simulations. Then, the circuit partitions are carried out
to generate the designs for SET fault detection. The resulting designs correspond to
different delay fault detection coverage and, accordingly, hardware overhead with cir-
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Fig. 26. Fault simulation flow
cuit partition for P2. These designs are evaluated using fault simulations to estimate
SET fault detection rate. To quantify the strength of SET fault in the delay simula-
tion, as tW in Figure 25, SPICE simulations are conducted for various combinations
of (Q, ta, tb). In the fault simulation, to increase the probability of invoking the
smaller slack cases, test vectors for longer delays are used and fault injection nodes
are randomly selected in P1. In the following sections, each step will be described in
detail.
C. SET fault simulation
1. SPICE simulation
For the evaluations of each design’s fault detection performance, fault simulations
are conducted by calculating the fault propagation timing. To calculate the arrival
time of SET fault and subsequent recovery signals at the inputs of FF and SL, the
charge amount (Q) and the characteristic times of SEU (ta, tb) need to be represented
in fault injection time and recovery time. These values are obtained through SPICE
simulations with the setting shown in Figure 27. TSMC 0.18 µm model parameters
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are used in SPICE simulations. For various Q and tb combinations in (5.1), the size
of glitch is calculated with fixed value of ta at 5 ps as studied in [65]. Because the
logic simulation is used to detect the fault as described in the later Section, the faults
or glitches that do not cross the assumed logic trip level (0.5Vcc) are disregarded.
The current pulse is included as a double exponential current source [66]. The signal
response or glitch on inverter resulting from the current pulse is calculated in the
simulation because it is shown to be the most sensitive gate [65].
From the simulation results, the voltage pulse width at 0.5Vcc is calculated and
used as a fault size. The pulse widths are shown in Table V.
2. Fault simulation
The propagation of transition edges resulting from the current pulse is calculated
for the fault injection and the recovery in transient fashion. The delays in gates are
only considered and the signal transition delay for various gate input combinations are
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Table VI. Voltage pulse width(Wpulse) for various Qs and tbs for ta at 5 ps
Q tb=10 ps tb=30 ps tb=50 ps
(fC) I (mA) Wpulse (ps) I(mA) Wpulse (ps) I(mA) Wpulse (ps)
8 1.6 16 0.32 N/A 0.18 N/A
9 1.8 30 0.36 N/A 0.20 N/A
10 2 43 0.4 N/A 0.22 N/A
15 3 90 0.6 59 0.33 N/A
20 4 94 0.8 113 0.44 87
25 5 97 1.0 126 0.56 154
30 6 99 1.2 132 0.67 179
35 7 99 1.4 137 0.78 185
40 8 100 1.6 138 0.89 189
45 9 102 1.8 140 1.00 195
50 10 103 2.0 142 1.11 198
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calculated using SPICE simulation and applied in the simulation as in the previous
chapter. The vectors with the longest path delay for each primary output are selected
by running 108 randomly generated vectors and placed at the test vector list for fault
simulation to the cover critical paths together with randomly generated test vectors.
For each test vector, multiples of SET faults are injected as descried in the following
Sections.
3. Fault injection
As it is clear that any fault injected to P2, P2’, SL, or FF is guaranteed to be
detected, in the simulations, the fault is injected only to the gate outputs in P1 with
fault width as calculated in Table 1. The time of the fault injection is randomly
chosen at any moment between the signal transition at the gate output and the data
latch at the primary outputs.
4. Fault detection
To determine the output values, the fault signal transition times at the outputs
are compared with the operating clock period. If the clock period comes between the
fault transition time and the recovery transition time at the primary outputs, wrong
values are latched. A fault is detected when any primary output’s value and the value
of the corresponding P2’ gate output do not match. To count the cases when both
outputs have wrong values, the values are compared to the value from the fault-free
output.
5. Circuit partition
ISCAS Benchmark circuit C499 is studied for circuit partition. In partitioning of
the circuit for the proposed SET fault detection design, two factors are considered:
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the fault detection coverage and the hardware overhead. The performance of the
circuit is determined by the fault detection coverage. As the fault’s width increases,
the probability that both of the primary output and the redundant circuit’s output
have wrong values also increases. To detect these wider faults, the time slack in
the P2 circuit needs to be increased and, accordingly, the hardware overhead of the
redundant circuit increases too. Hence, the gain in the fault detection coverage and
the accompanying hardware overhead need to be optimized. The minimum hardware
overhead design is when only the primary outputs are assigned to P2. If any primary
output does not accompany the redundant output of P2’, all faults propagating to the
primary output will cause errors without being detected. We can increase the timing
slack of the reference path by adding more gates to P2. In the next Section, the fault
simulation results for two design implementations, where only the primary outputs
are assigned to P2 (Design I), and several gates are added to Design I (Design II) are
explained and discussed. The numbers of gates added to the primary outputs to form
Design II are 354, 695, 696, and 700 of ISCAS C499. The hardware overhead are 20%
for Design I and 30% for Design II and corresponding fault detection coverages are
8% and 10%, respectively.
D. Simulation results and discussion
Table VII shows the fault simulation results. The first column, Wpulse, is the
width of the glitch at the fault injection. For two design implementations, NMiss is
the number of cases when the faulty signals are latched at both SL and FF. NDet is
the number of the cases when fault is detected. PMiss is NMiss/(NMiss +NDet). The
results show small differences in PMiss for the two circuit implementations. That is,
the size of timing margin added to the reference path by skipping P2 is not critical
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Table VII. SET fault simulation for two design implementations
Wpulse Implementation I Implementation II
(ps) NMiss NDet PMiss NMiss NDet PMiss
16 5053 15992986 0.03% 4996 15953568 0.03%
30 5878 15950905 0.04% 5761 15927523 0.04%
45 6839 15913129 0.04% 6777 15950877 0.04%
60 8094 15918035 0.05% 8010 15949538 0.05%
90 8445 15981441 0.05% 8357 15952829 0.05%
100 8774 15981937 0.05% 8432 15950727 0.05%
110 8899 15977042 0.06% 8788 15963411 0.06%
130 9391 15984516 0.06% 9147 15947608 0.06%
140 9303 15980902 0.06% 9096 15956132 0.06%
150 9794 15968086 0.06% 9047 15956947 0.06%
180 10849 15970462 0.07% 10278 15964666 0.06%
200 11913 16006048 0.07% 11328 15961134 0.07%
for the detection rate. It may seem to be contradictory to the expectation that by
increasing the timing gap between the fault arrival times at FF and SL (tdP2), we
can reduce the fault miss. One possible explanation is that the propagation of the
signal across a circuit portion adds the delay and may shift the relative falling edge
timing and rising edge timing. Hence, the fault size at the inputs of FF and SL can
drastically increase compared to the injected fault size. This wider width of fault
at the inputs of the latchesFFs makes the detection rate of the two different circuits
almost same.
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E. Conclusion
In this chapter, SET fault detection circuits are implemented for ISCAS Bench-
mark circuit C499 based on SABRE approaches in the previous chapter. The effect of
SET on a circuit is quantified as the width of resulting glitch using SPICE simulation.
The fault simulations are conducted for the propagation timing of the SET faults and
the values latched at SL and FF are compared to calculate the fault detection rate.
The simulation results show that with 20% hardware overhead of the original circuit,
more than 99% of the SET faults can be detected. While the overhead associated
with the proposed
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CHAPTER VI
SUMMARY AND CONCLUSIONS
For the last several decades, as characterized by Moore’s law, the integration den-
sity of IC has increased exponentially and the operating clock frequency has reached
at multi-GHz area owing the continuing improvements and innovations of VLSI tech-
nology. However, to guarantee the timing of device is becoming increasingly difficult
because of the reduced timing margin and the rapidly growing complexity.
Operating clock frequency is one of the key parameters representing IC’s per-
formance and determined by the longest signal propagation delay, setup/hold time,
and timing margin. Hence, inaccurate timing evaluation in design stage may result
in production of devices with too much timing margin (overdesign) or ones failing
to satisfy the specification required by market. Similar cases can happen in speed
binning: if it is too conservative, the gap between the operation performance and
realizable performance will be big (underperformance) and in the other case, it may
not guarantee the time-to-failure specification. But the accurate timing estimation
is hindered by uncertainties in every stage of device manufacturing processes. First,
in design stage, the complete design evaluation coverage is impossible because of the
design complexity as the number of the critical paths is expected to increase expo-
nentially as the feature size is reduced. Second, in fabrication process, the electrical
parameter fluctuations resulting from the intra-die process variations is not ignorable
anymore in addition to those from the traditional, die-to-die process variations. Fi-
nally, the timing of ICs are becoming more and more vulnerable to operating noises
like temperature variations, power supply voltage fluctuations, and crosstalks.
To ensure that a device operating at its clock frequency is error-free with quan-
tifiable assurance, effort at device-level engineering will not suffice for these circuits
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exhibiting wide process variation and heightened sensitivities to operating condition
stress. Logic-level redress of this issue is a necessity and we propose a design-level
remedy for this timing-uncertainty problem.
In this dissertation, approaches for timing analysis of VLSI circuit based on
experiments and design techniques for accommodating various faults are presented.
The specific objectives addressed in this research are: (1) empirical estimation of
delay failure rate of CPUs, and (2) delay fault tolerant design for operating clock
frequency gain.
Starting with the individual path delay distribution, the delay failure rate dis-
tribution of circuits is assumed to be summation of individual delay distributions
multiplied by their probabilities of excitation and propagation. Then, the effects of
operation noises’ on delay distribution are analyzed. Temperature variation, power
supply voltage variation, and crosstalks are considered as operating noises and their
effects on delay distribution are modeled to be Gaussian distribution. Because of the
huge number of circuits’ paths, it is impossible to find the distribution parameters
for each Gaussian distribution and one assumption that the summation of Gaussian
distribution can be approximated to be a normal distribution is applied and verified
using Monte-Carlo simulations. In experiments, the time-to-failure measurements are
carried out in stress conditions to invoke the failures, which has extremely small prob-
ability in nominal operating conditions because of the timing margin added in speed
binning. From the measured TTF distributions, the MTTFs are extracted by curve
fitting. Using delay failure probabilities from experiments of various temperatures
and operating clock frequencies, the normal distribution parameters, mean and stan-
dard deviation, are calculated. The results show that the CPUs have enough MTTF
resulting from delay fault for new product. The estimated operating noises’ effect is
applied to calculate the maximum operating clock frequency (FMAX) distribution
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and is shown to be comparable to that from intra-die process variation.
The results from the delay failure rate estimation suggest that if the circuits have
delay fault tolerant circuit, the performance gain in operating clock frequency can be
considerable. Hence, a delay fault tolerant design, SABRE, is proposed.
In the proposed delay fault tolerant design, delay fault is detected by comparison
of a signal propagating original circuit and a reference signal of bigger timing slack.
The essential part of the design is how to ensure timing slack for error-free reference
signal with negligible or moderate area overhead. In the proposed design, the reference
signal circuit path shares some part of the path with the original circuits to reduce
area complexity. All circuits are divided into two groups: Partition 1 and Partition
2. Partition 2 is replicated and placed in the next pipeline stage to give timing
slack, which is the delay across it, to reference signal path. To optimize the delay
fault detection coverage and area overhead, a generic algorithm is used. ISCAS
benchmark circuits are exemplified to show that proposed design can be implemented
with moderate area complexity.
The proposed design scheme is applied to remedy SET fault which is a voltage
spike or glitch caused by ionic particles. For ISCAS benchmark circuit C499, the
circuit is partitioned to give two different design implementations and the fault sim-
ulations are conducted to evaluate their fault detection ratios. The results show that
more than 99% of SET faults are detected for 20% hardware overhead of the original
circuit.
The future work includes (1) device degradation’s effect on delay failure rate
distribution and (2) proposed design’s application to practical circuits like ALU.
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